Differences

This shows you the differences between two versions of the page.

--- tdq:ftk [2016/03/17 17:03] – rwang
+++ tdq:ftk [2017/10/10 19:03] (current) – rwang
@@ Line 1: / Line 1: @@
-=====FLIC-FTK Level-2 Interface Card=====
+======FLIC-FTK Level-2 Interface Card======
 The Fast TracKer (FTK) to Level-2 Interface Card
 (FLIC) of the ATLAS FTK trigger upgrade is the final component
@@ Line 12: / Line 12: @@
 mesh ATCA backplane.
-FLIC specification {{:tdq:03092016_atlas_ftk_creat_sys_spec_1.7.1.doc|}}
+FLIC specification {{:tdq:04022016_atlas_ftk_creat_sys_spec_1.7.2.pdf|}}
+FLIC register map {{:tdq:current_flic_register_maps.pdf|}}
-====FLIC hardware design====
+FLIC user manual {{:tdq:flic_user.pdf|}}
+=====FLIC production boards=====
+{{:tdq:img_20160407_215416.jpg?200|}}{{:tdq:img_20160203_151310.jpg?200|}}{{:tdq:img_20160203_151323.jpg?200|}}
+=====FLIC hardware design=====
   * 18-layer circuit board, standard FR-4
   * 2 Virtex-6 FPGAs as the data processor (1&2)
   - Each has 128 Mbit of fast SRAM (32 Mbit per SFP input) to implement data-driven lookup tables
   - Track geometry data from the lookup table are inserted into the data stream “on the fly”
+{{:tdq:datapipeline.png?800|}}
   * 2 Virtex-6 FPGAs as the ATCA interface (3&4)
   - Each implements two 10Gb Ethernet interfaces to ATCA backplane (total 40Gb output bandwidth)
   - Each has 8 SERDES links of input from I/O processor FPGAs, matched to total ATCA output bandwidth
   - Distribute data, from the FLIC to the multiple processor blades
-  * Full, matched-bandwidth internal mesh of SERDES links between all FPGAs {{:tdq:internalmash.pdf|}}
+  * Full, matched-bandwidth internal mesh of SERDES links between all FPGAs
+{{:tdq:internalmash.png?400|}}
   * General-purpose DDR3 memory per FPGA forbuffering or event record building
-====FLIC slow control====
+=====FLIC slow control=====
-{{:tdq:slowcontrol.pdf|}}
+{{:tdq:slowcontrol.png?800|}}
-====FLIC Data format====
+=====FLIC Data format=====
-The new data format agreed on March 7th,2016 is summarized in {{:tdq:20160307_flic_data_formats_checking.xls|}}
+The new data format agreed on March 7th,2016 is summarized in {{:tdq:20160402_flic_data_formats_checking.xls|}}
 ==SSB to FLIC input data format==
 ==FLIC to HLT output data format==
 https://edms.cern.ch/ui/file/1347323/2.3/FTK_DataFormat_v2.3.pdf
 ==SSBe==
+=====Spy buffer=====
+The FLIC spy buffer copy the tagged events from U1&U2 to U3&U4 then assembly them into ethernet package and send to ATCA processor blade via 40Gbps ATCA back plane.
+{{:tdq:u3_u4_design_overview.pdf|}}
+{{:tdq:20150629_spy_buffer_spec.pdf|}}
+{{:tdq:spybuffer.png?800|}}
+====Processor Blade====
+The manual for the adlink processor blade 6150 at ANL{{:tdq:441142.pdf|}}.
+The manual for the adlink processor blade 6155 at CERN{{:tdq:atca-6155_50-1g019-1000_200_en.pdf|}}
+=====ATCA shelf=====
+IPMB address for the slots
+|Slot | IPMB address|
+|1    | 82          |
+|2    | 84          |
+|3    | 86          |
+|4    | 88          |
+|5    | 8a          |
+|6    | 8c          |
+====Shelf Manager====
+===Power control===
+To turn on and off boards, follow the procedure in this link:
+https://docs.google.com/document/d/1AFG2NiOa7EOsIhMX3Na6mmfUw2Ab1HVlt_Txr5kHMYE/edit?usp=sharing
+===IPMC===
+Talk to the IPMC.
+eg. get the device ID of the board in slot 3:
+<code>
+clia sendcmd (IPMB address) (netfn) (command)
+clia sendcmd 86             6       1
+</code>
+get Device SDR Info:
+<code>
+clia sendcmd (IPMB address) (netfn) (command)
+clia sendcmd 86             4       20
+</code>
+More detailed IPMI command can be found here:
+https://docs.oracle.com/cd/E19175-01/820-3148-10/Firmware.html#50487327_17788